




3/38


က


FIG.



















er i Land





_	₹'
7.0	/ OA
ζ	5
7	7

ı		ADWINT=1		ADCOGTH:ADCOGTL	ADWINT	NOT AFFECTED	ADCOLTH:ADCOLTL		ADWINT=1	\equiv		ST=0,
ADC DATA WORD	0x0FFF		0x0201	0×0200	0x01FF	0x0101	0x0100	0x00FF		0x0000		=0x00, ADLJ 30,
INPUT VOLTAGE (ADO-AGND)	REF x (4095/4096)			REF x (512/4096)			REF x (256/4096)			0	GIVEN:	AMXOSL=0x00, AMXOCF=0x00, ADLJST=0, ADCOLTH:ADCOLTL=0x0100,
		ADWINT NOT AFFECTED		ADCOLTH:ADCOLTL	ADMINT-1	ADWINI	ADCOGTH.ADCOGTL		ADWINT NOT AFFECTED		·	[=0,
ADC DATA WORD	0x0FFF		0x0201	0x0200	0x01FF	0x0101	0x0100	0x00FF		0x0000		=0x00, ADLJS1 10,
INPUT VOLTAGE (ADO-AGND)	REF x (4095/4096)			REF x (512/4096)			REF x (256/4096)			0	GIVEN:	AMX0SL=0x00, AMX0CF=0x00, ADLJST=0, ADC0LTH:ADC0LTL=0x0200,

THE THE THE THE

AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC DATA WORD IS < 0x0100 OR > 0x0200. ADCOGTH:ADCOGTL=0x0200 AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC DATA WORD IS < 0x0200 AND > 0x0100.

ADCOLTH:ADCOLTL=0x0200, ADCOGTH:ADCOGTL=0x0100.

TO FIG. 13B

13B	ſ		ADWINT=1		ADCOGTH:ADCOGTL	ADWINT	NOT AFFECTED	ADCOLTH:ADCOLTL		ADWINT=1		GIVEN: AMXOSL=0x00, AMXOCF=0x01, ADLJST=0, ADCOLTH:ADCOLTH=0xFFFF, ADCOGTH:ADCOGTL=0x0100. AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC DATA WORD IS < 0xFFFF OR > 0x0100. (TWO'S COMPLEMENT) MATH.)
FIG. 13B	ADC DATA WORD	0x07FF		0×0101	0x0100	0x00FF	0x0000	0xFFFF	0xFFFE		0xF800	-0x01, ADLJST FF, 00. RSION WILL C DWINT=1) IF F OR > 0x01
s. 13A	INPUT VOLTAGE (ADO-AD1)	REF x (4095/4096)			REF x (256/4096)			REF × (-1/4096)			-REF	GIVEN: AMXOSL=0x00, AMXOCF=0x01, ADLJST=0, ADCOLTH:ADCOLTH=0xFFFF, ADCOGTH:ADCOGTL=0x0100. AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC DATA WORD IS < 0xFFFF OR > 0x0100. (TWO'S COMPLEME) MATH.)
FROM FIG. 13A			ADWINT NOT AFFECTED		ADCOLTH:ADCOLTL	A OWINT – 1	- WOMINI -	ADCOGTH:ADCOGTL		ADWINT NOT AFFECTED		=0, AUSE AN ADC WINDOW THE RESULTING ADC FFF. (TWO'S
	ADC DATA WORD	0x07FF		0x0101	0×0100	0×00FF	0000×0	0xFFFF	0×FFFE		0xF800	AMXOCF=0x01, ADLJST=0, L=0x0100, L=0xFFF. CONVERSION WILL CAUS RUPT (ADWINT=1) IF THE < 0x0100 AND > 0xFFFF
	INPUT VOLTAGE (ADO-AD1)	REF x (4095/4096)			REF x (256/4096)			REF x (-1/4096)			-REF	GIVEN: AMXOSL=0x00, AMXOCF=0x01, ADLJST=0, ADCOLTH:ADCOLTL=0x0100, ADCOGTH:ADCOGTL=0xFFFF. AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC DATA WORD IS < 0x0100 AND > 0xFFFF. (TWO'S COMPLEMENT MATH.)

	-	
•	4	
		5
	-	
	Street Same Lines Land Street, Spirit House II	
	1	
	1	
	35	
	77 77	
	1	j
	-	
	-	

		ADWINT=1		ADCOGTH:ADCOGTL	ADWINT	NOT AFFECTED	ADCOLTH:ADCOLTL		ADWINT=1		=1, AUSE AN ADC WINDOW THE RESULTING ADC 300.
ADC DATA WORD	0xFFF0		0x2010	0×2000	0x1FF0	0×1010	0×1000	0x0FF0		0×0000	=0x00, ADLJST 00. 00. RSION WILL C DWINT=1) IF 00 OR > 0x20
INPUT VOLTAGE (ADO-AGND)	REF x (4095/4096)			REF x (512/4096)			REF x (256/4096)			0	GIVEN: AMXOSL=0x00, AMXOCF=0x00, ADLJST=1, ADCOLTH:ADCOLTL=0x1000, ADCOGTH:ADCOGTL=0x2000. AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC DATA WORD IS < 0x1000 OR > 0x2000.
		ADWINT NOT AFFECTED		ADCOLTH:ADCOLTL	TIANIME T	ADMINIEI	ADCOGTH:ADCOGTL		ADWINT NOT AFFECTED		=1, AUSE AN ADC WINDOW THE RESULTING ADC 1000.
ADC DATA WORD	0xFFF0		0x2010	0×2000	0x1FF0	0x1010	0x1000	0x0FF0	-	0x0000	-0x00, ADLJST 00, 00. RSION WILL C RSION = 1) IF 00 AND > 0x1
INPUT VOLTAGE (ADO-AGND)	REF × (4095/4096)			REF x (512/4096)			REF x (256/4096)			0	GIVEN: AMXOSL=0x00, AMXOCF=0x00, ADLJST=1, ADCOLTH:ADCOLTL=0x2000, ADCOGTH:ADCOGTL=0x1000. AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC DATA WORD IS < 0x2000 AND > 0x1000.


TO FIG. 14B

FIG 14A


14B	
FIG.	
FROM FIG. 14A	


		FROM FIG. 14A	G. 14A	F1G. 14D	1 4 D
INPUT VOLTAGE (ADO-AD1)	ADC DATA WORD		INPUT VOLTAGE (AD0-AD1)	ADC DATA WORD	
REF x (4095/4096)	0x7FF0		REF x (4095/4096)	0x7FF0	
		ADWINT NOT AFFECTED			ADWINT=1
	0x1010			0x1010	
REF x (256/4096)	0×1000	ADCOLTH:ADCOLTL	REF x (256/4096)	0×1000	ADCOGTH:ADCOGTL
	0x0FF0	I I I I I I I I I I I I I I I I I I I		0x0FF0	ADWINT
	0000×0			0x0000	NOT AFFECTED
REF x (-1/4096)	0xFFF0	ADCOGTH:ADCOGTL	REF x (-1/4096)	0xFFF0	ADCOLTH:ADCOLTL
	0xFFE0			0xFFE0	
		ADWINT NOT AFFECTED			ADWINT=1
-REF	0x8000			0×8000	
GIVEN:			GIVEN:		
AMXOSL=0x00, AMXOCF=0x01, ADLJST=1, ADCOLTH:ADCOLTL=0x1000, ADCOGTH:ADCOGTL=0xFFF0.	=0x01, ADLJS] 00, F0.	<u>1</u>	AMXOSL=0x00, AMXOCF=0x01, ADLJST=1, ADCOLTH:ADCOLTH=0xFFF0, ADCOGTH:ADCOGTL=0x1000.	=0x01, ADLJST F0, 100.	
AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDO COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC DATA WORD IS < 0x1000 AND > 0xFFF0. (TWO'S COMPLEMENT MATH.)	ERSION WILL (ADWINT=1) IF 00 AND > 0x	AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC DATA WORD IS < 0x1000 AND > 0xFFF0. (TWO'S COMPLEMENT MATH.)	AN ADC END OF CONVERSION WILL CAUSE AN ADC WINDOW COMPARE INTERRUPT (ADWINT=1) IF THE RESULTING ADC DATA WORD IS < 0xFFF0 OR > 0x1000. (TWO'S COMPLEMEN MATH.)	RSION WILL C ADWINT=1) IF FO OR > 0x10	AUSE AN ADG WINDOW THE RESULTING ADC 100. (TWO'S COMPLEME











19/38

	(THIS BLOCK LOCKED ONLY IF ALL OTHER BLOCKS ARE LOCKED)	0x807F 0x8000 0x7FFF
PROGRAM MEMORY < SPACE	RESERVED	0x7E00
	READ LOCK BYTE	0x7DFF
	WRITE/ERASE LOCK BYTE	0x7DFE
	SOFTWARE READ LIMIT	0x7DFD
		0x0000

READ AND WRITE/ ERASE SECURITY BITS. (BIT 7 IS MSB.)

BIT	MEMORY BLOCK
7	0x7000-0x7DFD
6	0x6000-0x6FFF
5	0x5000-0x5FFF
4	0x4000-0x4FFF
3	0x3000-0x3FFF
2	0x2000-0x2FFF
1	0x1000-0x1FFF
0	0x0000-0x0FFF

FLASH READ LOCK BYTE

BITS7-0: EACH BIT LOCKS A CORRESPONDING BLOCK OF MEMORY. (BIT 7 IS MSB.)

0: READ OPERATIONS ARE LOCKED (DISABLED) FOR CORRESPONDING BLOCK ACROSS THE JTAG INTERFACE.

1: READ OPERATIONS ARE UNLOCKED (ENABLED) FOR CORRESPONDING BLOCK ACCROSS THE JTAG INTERFACE.

FLASH WRITE/ERASE LOCK BYTE

BITS 7-0: EACH BIT LOCKS A CORRESPONDING BLOCK OF MEMORY.

0: WRITE/ERASE OPERATIONS ARE LOCKED (DISABLED) FOR CORRESPONDING BLOCK ACROSS THE JTAG INTERFACE.


1: WRITE/ERASE OPERATIONS ARE UNLOCKED (ENABLED) FOR CORRESPONDING BLOCK ACROSS THE JTAG INTERFACE.

FLASH ACCESS LIMIT REGISTER (FLACL)


THE CONTENT OF THIS REGISTER IS USED AS THE HIGH BYTE OF THE 16-BIT SOFTWARE READ LIMIT ADDRESS. THE 16-BIT READ LIMIT ADDRESS VALUE IS CALCULATED AS 0×NN00 WHERE NN IS REPLACED BY CONTENT OF THIS REGISTER ON RESET. SOFTWARE RUNNING AT OR ABOVE THIS ADDRESS IS PROHIBITED FROM USING THE MOVX AND MOVC INSTRUCTIONS TO READ, WRITE, OR ERASE, LOCATIONS BELOW THIS ADDRESS. ANY ATTEMPTS TO READ LOCATIONS BELOW THIS LIMIT WILL RETURN THE VALUE 0×00.


FIG. 21








THE BURNETH BURNET




















27/38

MARK — SPACE —


BIT TIMES


BIT SAMPLING

MARK — SPACE —

BIT TIMES

BIT SAMPLING





11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11 11.11








FIG. 40









entertainment geld







36/38



·

. ...





TU

